2003 •
Woodchuck: a low-level synthesizer for dynamic pipelined DSP arithmetic logic blocks
Authors:
Graham A. Jullien, W.C. Miller, R. Grondin, Zhongde Wang, David Zhang, L. Del Pup, S.S. Bizzan
Abstract:
A synthesizer for building complex logic blocks for either pipelined or Domino/NORA dynamic logic is discussed. The block is built by programming a ROM, built from a binary tree of n-channel transistors, followed by a simple minimization procedure using only two graph minimization rules. This is in contrast to the usual techniques, which map minimized Boolean functions directly to transistor configurations. Merged trees have been successfully fabricated, up to six high, and these complex blocks are shown to have advantages in pipelined arrays f (...)
A synthesizer for building complex logic blocks for either pipelined or Domino/NORA dynamic logic is discussed. The block is built by programming a ROM, built from a binary tree of n-channel transistors, followed by a simple minimization procedure using only two graph minimization rules. This is in contrast to the usual techniques, which map minimized Boolean functions directly to transistor configurations. Merged trees have been successfully fabricated, up to six high, and these complex blocks are shown to have advantages in pipelined arrays for high-performance (DSP) arithmetic The synthesizer produces the trees directly from arithmetic specifications; the trees can be scaled, within the synthesizer, using closed-form approximate discharge formulas. > (Read More)
G.A. Jullien, W.C. Miller, R. Grondin, Z. Wang, D. Zhang, L. Del Pup, S. Bizzan
ISCAS ·
1992
Arithmetic |
Parallel computing |
Algorithm |
We have placed cookies on your device to help make this website and the services we offer better. By using this site, you agree to the use of cookies. Learn more